לימודי הייטק  לוגטל

Languages

  • English
  • עברית

  • About
  • Training
    • Internet of Things
    • Telecom
    • Hardware
    • Artificial Intelligence
    • Computer Tech. Skills
    • Catalog
    • Time table
    • Webinars
  • VILT E-learning
    • VILT Telecom
    • VILT Hardware
  • Consulting
  • Development
    • HW Development
    • Development
  • Worldwide
  • Contact Us
  • Join Us
  • Conferences
    • Upcoming Events
    • Past events
  • Partners
  • Articles
  • Why Logtel for training
  • Lecturers
  • Our classes
  • Customers
  • Authorised Training Provider
  • Long Term Training
  • Choose course category
Choose course category:
  • FPGA TOOLS
  • ADVANCED FPGA
  • HARDWARE DEFINITION LANGUAGES
  • DOULOS TRAINING
  • EMBEDDED DESIGN
  • ARM
  • DSP DESIGN
  • PCB WORLD
  • HARDWARE ENRICHMENT
  • LONG TERM TRAINING (LTT)
  • MATLAB
  • SPECIAL BUNDLES
.

HARDWARE

Xilinx Partial Reconfiguration Tools & Techniques

This course can also be delivered as E-Learning
Nº 539
DATE: CALL
PRICE NIS: 3095 + VAT /10 Tcs
DURATION: 2 Days
Register
application/pdf iconPartial Reconfiguration 13.1.pdf

Course Overview:
This course demonstrates how to use the ISE®, PlanAhead™, and Embedded Development Kit (EDK) software tools to construct, implement, and download a Partially Reconfigurable (PR) FPGA design. You will gain a firm understanding of PR technology and learn how successful PR designs are completed. You will also identify best design practices and understand the subtleties of the PR design flow.
This course covers both the tool flow and mechanics of successfully creating a PR design. It also describes several techniques focusing on appropriate coding styles for a PR system as well as system-level design considerations and practical applications.

Level:
FPGA 4

Skills Gained:
After completing this training, you will be able to:
  • Build and assemble a Partially Reconfigurable system
  • Define PR regions and reconfigurable modules with the PlanAhead software
  • Generate the appropriate bitstreams targeting Platform Flash and System ACE™ interface tool files to support on-board partial bitstream storage
  • Use the ChipScope™ Pro tool to monitor/debug the ICAP component
  • Identify how Partial Reconfiguration affects various silicon resources, including block RAM, IOBs, fabric, and MGTs
  • Implement a PR system using the following techniques:
    • Direct JTAG connection
    • HDL state machines
    • Timing constraints and analysis
    • Microprocessor-based designs

Recommended Courses:
Embedded Systems Development course
Essential Design with the PlanAhead Analysis and Design Tool course
Advanced Design with the PlanAhead Analysis and Design Tool

Who should attend:
Digital designers who have a working knowledge of HDL (VHDL or Verilog) and the Xilinx design methodology and who have need of partial reconfiguration techniques.

Prerequisite:
Essentials of FPGA Design course
Designing for Performance course
Advanced FPGA Implementation course
Working HDL knowledge (VHDL or Verilog)
Essential Design with the PlanAhead Analysis and Design Tool course

Software Tools:
Xilinx ISE® Design Suite: Logic or System Edition 13.1 with PR license 

Course Outline:
1. Course Introduction

2. Partial Reconfiguration Methodology
Lab 1:Partial Reconfiguration Flow

3. Partial Reconfiguration Design Recommendations

4. Partial Reconfiguration Tool Flow

5. (Optional) FPGA Configuration Overview

6. Partial Reconfiguration Bitstreams
Lab 2:Building an HDL ICAP Controller

7. Managing Clock Resources

8. Managing Timing
Lab 3: Partial Reconfiguration Timing Analysis and Constraints

9. Embedded Environment (EDK)
Lab 4:EDK Partial Reconfiguration

10. Partial Reconfiguration Debugging
Lab 5:ChipScope Pro Tool Partial Reconfiguration Monitoring

11. PCIe Core and Partial Reconfiguration
(Optional) Lab 6: Building a Fast Configuring PCIe System

12. Course Summary
Lab Descriptions
Lab 1: Partial Reconfiguration Flow – Illustrates the basic PlanAhead tool Partial Reconfiguration flow. At the completion of this lab, you will download partial bitstream to the ML605 board via the JTAG connection.

Lab 2: Building an HDL ICAP State Machine – Illustrates how Platform Flash can be used to store both the initial full bitstream as well as a number of partial bitstreams and how a simple HDL state machine can load the partial bitstreams on command.

Lab 3: Partial Reconfiguration Timing Analysis and Constraints – Shows how area groups and reconfigurable partitions affect design performance. TPSYNC is used to reduce the impact of partitioning on timing.

Lab 4: EDK Partial Reconfiguration – Demonstrates how an embedded MicroBlaze™ processor can control a custom ICAP loader. All aspects of completing a full embedded PR design are covered, including the embedded hardware design, software development, and implementing reconfigurable partitions. This design leverages the System ACE interface to store partial bitstreams

Lab 5: ChipScope Pro Tool Partial Reconfiguration Monitoring –Use the ChipScope Pro tool to monitor the input and output of the ICAP peripheral and control which partial bitstream is loaded into the FPGA.

Lab 6: Building a Fast Configuring PCIe System – Configure even the largest FPGA using PR-based techniques.
Back to the list of courses
 
Jacques Bensimon,
Interview by the Famous LRTV

Logtel on Facebook


Courses
Smartphone Software Platforms
IoT Communication Networks
BoardDesignExpert (Petah Tikva)
VILT Tips & Tricks For Board Designers
Telecom
Video Integration
Introduction to OpenCL
Cellular Networks: From 2G to 5G
VoIP - Voice Over IP Telephony - Hands-on
Hardware
BoardDesignExpert (Petah Tikva)
Designing with Multi-Gigabit Serial I/O
C-based HLS Coding for Hardware Designers
C-based HLS Coding for Software Designers
CTS
Smartphone Security
iOS Development Course - 5 days
Object Oriented Analysis and Design
Social Networks
  • About
  • Training
  • Consulting
  • Development
  • Articles

Logtel (c) All rights reserved 2010-2011 | Logtel Computer Communications LTD. | Developed by: Hagit Bagno | Designed: NotFromHere